VLSI Design Labs

Course Labs for EE382M-7 VLSI-1 taught at UT Austin in Fall 18

4-bit SRAM cell Layout

6.58 um^2 with 45 nm process

Gate-Level 16-bit ALU Design

Synchronous Serial Module Design with Wishbone Interface